

OVER-60-GHz OPERATION OF SCFL DYNAMIC FREQUENCY DIVIDER USING InP-BASED HEMTs

Yohtaro Umeda, Kazuo Osafune, Takatomo Enoki,
Haruki Yokoyama, Yasunobu Ishii, and Yoshihiro Imamura

NTT System Electronics Laboratories
3-1 Morinosato Wakamiya, Atsugi-shi
Kanagawa, 243-01 Japan

ABSTRACT

A toggle operation of 39 to 63.5 GHz has been achieved by a digital dynamic frequency divider. The frequency divider employs a pair of clocked inverters with source coupled FET logic (SCFL) and uses 0.1- μ m-gate InAlAs/InGaAs/InP HEMTs with high uniformity and performance. On a 2-in. wafer the frequency divider showed a maximum toggle frequency of 59.1 ± 3.3 GHz with a fabrication yield of 89%. This is the highest operation frequency yet obtained by a broadband digital frequency divider.

INTRODUCTION

InAlAs/InGaAs/InP HEMTs have demonstrated excellent ultrahigh-frequency [1], [2] and low-noise [3] performance and have been applied to various MMICs for the millimeter-wave band, such as low-noise amplifiers [4], [5], high-power amplifiers [6], traveling-wave amplifiers [7], mixers [8], oscillators [9], and the integration of these kinds of analogue circuits [10]. In contrast with microwave circuit applications, few applications have been made in digital ICs, i.e., the 26.7-GHz frequency divider [11], because of the greater difficulty of attaining larger-scale integration in digital ICs than in MMICs. Using a T-shaped gate and an InP recess-etch stopper in these types of HEMTs and using source coupled FET logic (SCFL) gates [12], we have been able to make a 40.4-GHz static frequency divider [13], a 46-Gbit/s multiplexer [14], and a 40-Gbit/s demultiplexer [14] for optical transmission systems. For emerging frequency-division applications in the frequency range far above 40 GHz, however, dynamic frequency dividers (DFD) are the only demonstrated solution. Two types of analog DFDs have been recently reported: a 57 to 64-GHz regenerative DFD IC using GaAs-based HEMTs [15] and a 75-GHz DFD IC with an injection-locked push-pull oscillator using the same type of InP-based HEMTs [16]. These types of DFDs are advantageous in ultra-fast operation, however, their locking range for a fixed bias

condition is intrinsically narrow. Therefore, these types of DFDs need tuning to operate for a broad frequency range, as presented in Ref. 16. Digital frequency dividers in contrast have a broadband operation range without tuning as well as high-speed operation. For example, a report has been made on a 28-51 GHz DFD IC with dual ring oscillators gated by transfer gates using GaAs-based HEMTs [17], and a 25-50 GHz DFD IC with a dynamic toggle flip-flop (T-FF) composed of two clocked inverters using GaAs-based HBTs [18]. We adopted the latter type of digital DFDs because the basic gate of this type of frequency divider is the same as the one for digital circuits such as the dynamic D flip-flop (D-FF) [19]. Therefore, this type of frequency divider can also be used as a bench mark for the maximum operation frequency of ultrahigh-speed digital ICs in dynamic operation.

In this paper we describe the design and performance of a DFD with a pair of SCFL clocked inverters using InAlAs/InGaAs/InP HEMTs. The advantage of clocked inverters in broadband operation and the high uniformity and performance of the HEMTs give this frequency divider 63.5-GHz toggle operation and a 24.5-GHz operation bandwidth




Fig. 1. Structure of an InAlAs/InGaAs/InP HEMT with a T-shaped gate, WSiN refractory gate metal, an SiO_2/SiN bilayer dielectric-film system, and an InP recess-etch stopper.

without tuning. This frequency divider demonstrates the feasibility of digital circuits operating over 60 GHz.

InAlAs/InGaAs/InP HEMT

Figure 1 shows a cross section of the HEMT, which has a gate length of 0.1 μm . An InAlAs/InGaAs modulation-doped heterostructure lattice-matched to InP substrate was grown by MOCVD. A direct EB writer and conventional optical lithography were respectively used to delineate the footprint and the top part of the T-shaped-gate electrode [20] with high accuracy and reproducibility in size. WSiN was used as the Schottky-contact metal to improve thermal hardness [21]. A SiO₂/SiN bilayer dielectric-film system [22] on the semiconductor surface was used to reduce the aspect ratio of the narrow groove for the gate footprint and to completely fill the groove with WSiN. To ensure the uniformity of the gate-recess depth an InP layer was inserted into the InAlAs barrier layer as a gate-recess-etch stopper [20]. Figure 2 shows the distribution of threshold voltage (V_{th}) and transconductance (g_m) for the HEMTs on a 2-in. wafer on which the frequency dividers were fabricated. By using an InP recess-etch stopper, the standard deviation (σ) of V_{th} was reduced to only 25 mV. Moreover, the g_m of these HEMTs is $890 \pm 36 \text{ mS/mm}$ (mean $\pm \sigma$). The current-gain cutoff frequency (f_T) of the HEMTs was high and uniform: $164 \pm 7.6 \text{ GHz}$. Seventy-one of 72 FETs on the 2-in. wafer worked well.

FREQUENCY DIVIDER

Ultrahigh-speed broadband frequency dividers using a




Fig. 2. Transconductance (g_m) versus threshold voltage (V_{th}) for 0.1- μm -gate HEMTs on a 2-inch wafer.

dynamic T-FF composed of two clocked inverters (Fig. 3) were fabricated using the InAlAs/InGaAs/InP HEMTs described above. The frequency divider consisted of an input buffer converting a single-ended input signal to a differential signal, a dynamic T-FF, and an output buffer driving 50- Ω lines. To ensure high-speed operation, we minimized the signal path length in order to reduce the signal transit delay through interconnection lines [23]. As a result, the critical signal path for a clocked inverter was around 300 μm , resulting in a delay of 2.6 ps/gate. This is reasonably small when compared with the total delay of 8.3 ps/gate for a clocked inverter operating at 60 GHz. In addition, the




Fig. 3. Circuit diagram of the SCFL dynamic frequency divider using dynamic T-FF composed of two clocked inverters.




Fig. 4. Photomicrograph of a dynamic frequency divider using 0.1- μ m InAlAs/InGaAs/InP HEMTs.




Fig. 6. Input sensitivity versus frequency of a frequency divider. The frequency of self-oscillation is 52.5 GHz.

output impedances of each stage of the clocked inverters are matched as closely as possible to the ones of the interconnection lines by optimizing the gate width of the FETs [23]. The optimised gate width for the FETs in the T-FF was 20 μ m. The gate width for the input buffer was chosen to be 50 μ m so as to give priority to driving capability, whereas a 20- μ m gate width were used for the output buffer to make the buffer compatible with sufficient output amplitude and a small enough degradation in speed. Figure 4 is a photomicrograph of the frequency divider, whose chip size is 1.4 x 0.9 mm. Figure 5 shows the distribution of the maximum toggle frequency (f_{toggmax}) and the power dissipation




Fig. 5. Scatter plot of maximum toggle frequency (f_{toggmax}) and power dissipation (P_d) of dynamic frequency dividers on a 2-in. wafer.




Fig. 7. Input and output waveforms of a frequency divider. The input (upper) and the output (lower) frequencies are respectively 63.5 and 31.75 GHz and their amplitudes are 850 and 140 mV.

(P_d) of the frequency dividers on a 2-in. wafer. The fabrication yield for 44 samples was 89% and the f_{toggmax} was 59.1 ± 3.3 GHz. Figure 6 shows an input sensitivity for one of these frequency dividers, which showed stable toggle operation up to 63.5 GHz. The operation bandwidth is as broad as 24.5 GHz without tuning. Figure 7 shows an input and output waveform of the frequency divider at 63.5 GHz. To our knowledge, this operation frequency is the highest for any digital frequency dividers.

CONCLUSION

Digital dynamic frequency dividers employing SCFL clocked inverters were fabricated using 0.1- μ m InAlAs/InGaAs/InP HEMTs with high uniformity and performance. A frequency divider achieved record toggle operation at 38 to 63.5 GHz without tuning. Moreover, they showed excellent yield and uniformity: a fabrication yield of 89% and a f_{toggmax} of 59.1 ± 3.3 GHz on a 2-in. wafer. These results show that high-speed ICs which can operate at over 60 Gbit/s will be achievable by using these technologies.

ACKNOWLEDGEMENT

The authors would like to thank Koichi Murata, Taiichi Otsuji, Yuhki Imai, and Eiichi Sano for their useful discussions on circuits. Special thanks go to Takashi Kusumoto and Takashi Maruyama for their help in the fabrication process, and to Koji Nishihata for his help in the measurement.

REFERENCES

[1] L. D. Nguyen, A. S. Brown, M. A. Thompson, and L. M. Jelloian, "50 nm self-aligned gate pseudomorphic AlInAs/GaInAs high electron mobility transistors," *IEEE Trans. Electron Devices*, vol. 39, pp. 2007-2014, 1992.

[2] P. M. Smith, S. M. J. Jiu, M. Y. Kao, P. Ho, S. C. Wang, K. H. G. Duh, S. T. Fu, and P. C. Chao, "W-band high efficiency InP-based power HEMT with 600 GHz fmax," *IEEE Microwave and Guided Wave Lett.*, vol. 5, no. 7, pp. 230-232, July 1995.

[3] M.-Y. Kao, K.-H. G. Duh, P. Ho, and P.-C. Chao, "An extremely low-noise InP-based HEMT with silicon nitride passivation," *IEEE Int. Electron Device Meeting*, pp. 907-910, Dec. 1994.

[4] R. T. Webster, J. Slobodnik, and G. A. Roberts, "Monolithic InP HEMT V-band low-noise amplifier," *IEEE Microwave and Guided Wave Lett.*, vol. 2, no. 6, pp. 236-238, June 1992.

[5] Y. Umeda, T. Enoki, K. Arai, and Y. Ishii, "High-performance InAlAs/InGaAs HEMTs and their application to a 40-GHz monolithic amplifier," *Extended Abstracts of 1992 Int. Conf. Solid State Devices and Materials*, Tsukuba, pp. 573-575, Aug. 1992.

[6] A. Kurdoghlian, W. Lam, C. Chou, L. Jellian, A. Igawa, M. Matloubian, L. Larson, A. Brown, M. Thompson, and C. Ngo, "High-efficiency InP-based HEMT MMIC power amplifier," *IEEE GaAs IC Symp. Dig.*, pp. 375-377, Oct. 1993.

[7] R. Majid-Ahy, C. K. Nishimoto, M. Riaziat, M. Glenn, S. Silvermann, S.-L. Weng, Y.-C. Pao, G. A. Zudasiuk, S. G. Bandy, and Z. C. H. Tan, "5-100 GHz InP coplanar waveguide MMIC distributed amplifier," *IEEE Trans. Microwave Theory Tech.*, vol. 38, no. 12, Dec. 1990.

[8] Y. Kwon, D. Pavlidis, M. Tutt, G. I. Ng, and T. Brock, "W-band monolithic mixer using InAlAs/InGaAs HEMT," *IEEE GaAs IC Symp. Tech. Dig.*, pp. 181-184, Oct. 1990.

[9] Y. Kwon, D. Pavlidis, M. Tutt, G. I. Ng, R. Lai, and T. Brock, "W-band monolithic oscillator using InAlAs/InGaAs HEMT," *Electron. Lett.*, vol. 26, no. 18, pp. 1425-1426, Aug. 1990.

[10] K. W. Cheng, H. Wang, R. Lai, D. C. Lo, and J. Berenz, "A V-band monolithic InP HEMT downconverter," *IEEE GaAs IC Symp. Dig.*, pp. 211-214, Oct. 1993.

[11] U. K. Mishra, J. F. Jensen, A. S. Brown, M. A. Thompson, L. M. Jelloian, and R. S. Beaubien, "Ultra-high-speed digital circuit performance in 0.2- μ m gate-length AlInAs/GaInAs HEMT technology," *IEEE Electron Device Lett.*, vol. 9, no. 9, pp. 482-484, Sep. 1988.

[12] T. Takada, K. Osafune, M. Iida, N. Ohta, "GaAs high speed decision circuit," *Technical Report of IECE*, SSD82-111, pp. 43-48, 1983 (in Japanese).

[13] T. Enoki, Y. Umeda, K. Osafune, H. Ito, and Y. Ishii, "Ultrahigh-speed InAlAs/InGaAs HEMTs ICs using pn-level-shift diodes," *Proc. 1995 IEDM Tech. Dig.*, Washington, DC, pp. 193-196, Dec. 1995.

[14] T. Otsuji, M. Yoneyama, Y. Imai, S. Yamaguchi, T. Enoki, Y. Umeda, and E. Sano, "46 Gbit/s multiplexer and 40 Gbit/s demultiplexer IC modules using InAlAs/InGaAs/InP HEMTs," *Electron. Lett.*, vol. 32, no. 7, pp. 685-686, 1996.

[15] J.-C. Sarkissian, M. Camiade, P. Savary, A. Suares, R. Quere, and J. Obregon, "A 60-GHz HEMT-MMIC analog frequency divider by two," *IEEE J. Solid-State Circ.*, vol. 30, no. 10, pp. 1062-1067, Oct. 1995.

[16] C. J. Madden, D. R. Snook, R. L. V. Tuyl, M. V. Le, and L. D. Nguyen, "A novel 75 GHz InP HEMT dynamic divider," *1996 IEEE GaAs IC Symp.*, pp. 137-140, 1996.

[17] A. Thiede, M. Berroth, P. Tasker, M. Schlechtweg, J. Seibel, B. Raynor, A. Hulsmann, K. Kohler, and W. Bronner, "Digital amic frequency dividers for broad band application up to 60 GHz," *1993 IEEE GaAs IC Symp. Dig.*, pp. 91-94, Oct. 1993.

[18] Y. Matsuoka, S. Yamahata, S. Yamaguchi, K. Murata, E. Sano, and T. Ishibashi, "IC-oriented self-aligned high-oeerformance AlGaAs/GaAs ballistic collection transistors and their applications to high-speed ICs," *IEICE Trans. Electron.*, vol. E76-C, no. 9, pp. 1392-1401, Sep. 1993.

[19] K. Murata, T. Otsuji, E. Sano, M. Ohhata, M. Togashi, and M. Suzuki, "A novel high-speed latching operation flip-flop (HLO-FF) circuit and its application to a 19-Gb/s decision circuit using a 0.2- μ m GaAs MESFET," *IEEE J. Solid State Cir.*, vol. 30, no. 10, p. 1101-1108, Oct. 1995.

[20] T. Enoki, T. Kobayashi, and Y. Ishii, "Device technologies for InP-based HEMTs and their application to ICs," *1994 IEEE GaAs IC Symp. Tech. Dig.*, pp. 337-340 , Oct. 1994.

[21] T. Enoki, H. Itoh, and Y. Ishii, "Reliability study on InAlAs/InGaAs HEMTs with an InP recess etch stopper and refractory gate metal," to be published in *Solid State Electronics*, 1997.

[22] T. Enoki, M. Tomizawa, Y. Umeda, and Y. Ishii, "0.05- μ m-gate InAlAs/InGaAs high electron mobility transistor and reduction of its short-channel effects," *Jpn. J. Appl. Phys.*, vol. 33, pt. 1, no. 1B, pp. 798-803, Jan. 1994.

[23] Y. Umeda, K. Osafune, T. Enoki, H. Ito, and Y. Ishii, "SCFL static frequency divider using InAlAs/InGaAs/InP HEMTs," *Proc. 25th European Microw. Conf.*, Bologna, pp. 222-228, Sep. 1995.